Instruction Set Architectures

Next: Register and Instruction Set Up: Hardware Model Previous: Memory Hierarchy Contents

Instruction Set Architectures

Performance Measures for classification of the architectures. Here follows a short repeat from the previous course, how to measure the performance of the system and what are benchmarks to categorize the processors according to the following schemes

**Figure 2:** (left)Clock cycles versus instructions; (right) clock cycles versus operations
$\begin{figure}\begin{center} \setlength{\fboxsep}{0.5mm} \frame{\fbox{\psfig{fi... ...ame{\fbox{\psfig{file= 635lect4fig2.epsi,height=3cm}}} \end{center}\end{figure}$

Categorization of the processors: RISC, conventional, CISC, HLL (high level language support), application oriented

**Figure 3:** Technology characterization
$\begin{figure}\centerline{\setlength{\fboxsep}{0.5mm}\fbox{ \psfig{file= 635lect4fig3.epsi,width=4cm}} }\end{figure}$

Explanation of the differences between RISC and CISC architecture. What is a load-and-store architecture and how is it different from the complex addressing modes.

Comparison of the addressing modes of

(CISC) Intel x86, Motorola 680x0 versus (RISC) MIPS R4000,Sparc PowerPC,Alpha AXP and HP Precision Architecture

Darius Burschka 2002-01-20