Next: Instruction Level Parallelism
Up: Hardware Model
Previous: Instruction set design
Contents
- advantages (linear Pipelines, nonlinear Pipelines)
branches, re-usage of expansive stages
- hazards, penalties, hardware locks and problems when
not there (e.g. MIPS)
- data validity
Darius Burschka
2002-01-20