next up previous contents
Next: Exception Handling Up: Hardware Model Previous: Shared Memory   Contents

Bus architectures (ISA, PCI, RAMBUS, DDR)



Darius Burschka 2002-01-20