next up previous contents
Next: IO subsystem and DMA Up: Hardware Model Previous: Bus architectures (ISA, PCI,   Contents

Exception Handling



Darius Burschka 2002-01-20